

Feature

- Precision MEMS process
- High performance, shielded, Micro-cavity structure
- Silicon substrate, 50Ω CPW output
- Au wire bonding, for MCM applications

Environmental Specifications

Operating Temperature	-55°C~+85°C
Storage Temperature	-55°C~+125°C
Max. Input Power	35dBm

Electrical Specifications($T_A=+25^\circ\text{C}$)

Parameter	Min.	Typ.	Max.	Unit
Center Freq. (f_0)	-	2.9	-	GHz
Pass Band	2.7	-	3.1	GHz
Ripple in Pass band	-	-	1	dB
Insertion Loss @ f_0	-	-	2.7	dB
Return Loss	15	-	-	dB
Out of band	$\geq 30@2.4\text{GHz}\&3.45\text{GHz}$			dB
	$\geq 40@2.3\text{GHz}\&3.6\text{GHz}$			dB
Attenuation	$\geq 60@DC\sim 2.1\text{GHz}$			dB
	$\geq 60@3.65\sim 7.5\text{GHz}$			dB
Group Delay Variation	$\leq 0.4@2.7\sim 3.1\text{GHz}$			ns
Linear Phase	$\leq \pm 4@2.7\sim 3.1\text{GHz}$			°

S2P file name: SiMF2R9_R4-7D3.s2p


Outline Drawing




Symbol	Value (mm)		
	Min.	Nominal	Max.
A	6.9	-	7.0
B	8.9	-	9.0

Typical Test Curves


Insertion Loss VS Frequency ($T_A=25^\circ\text{C}$)




Insertion Loss & Return Loss VS Frequency ($T_A=25^\circ\text{C}$)



Broadband Insertion Loss VS Frequency ($T_A=25^\circ\text{C}$)




Recommended Assembly Diagrams



Application Notes:

1. The chip is back-metalized and can be die mounted with AuSn eutectic performs or with electrically conductive epoxy (for example ME8456).
2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. (2.9ppm/°C) with Silicon, thickness 0.2mm max.
3. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
4. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
5. Recommended to use T structure as below for bonding.



6. If you have any questions, please contact us.