

#### **Feature**

Pass Bands: 9.9GHz ~ 12GHz, 11GHz ~ 13.1GHz, 12.1GHz ~ 14.2GHz;

This chip can be combined with BWSBF-7R8/10R9-3、BWSBF-13R2/18R5-3、BWSBF-17R5/31R1-3、BWSBF-30R1/40-2 to cover frequency 8-40GHz.

Insertion Loss in pass bands: ≤4.9dB Isolation between pass bands: ≥30dB

Size: 4.0x3.9x0.1mm

#### Description

This chip is a monolithic integrated PIN switch filter. Adopt +5V/-5V logic control, operating current is 25mA typ. and switching time is less than 20ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

### **Absolute Rating**

Control Voltage	-1.5V~+6V
Input Power	30dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125℃

# **Electrical Specifications 1** (T<sub>A</sub>=+25°C)

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	9.9~12	11~13.1	GHz
Insertion Loss	≤4.8	≤4.4	dB
Rejection	≥20@9GHz&13.6GHz	≥20@9.9GHz&14.6GHz	dBc
	≥40@8.6GHz&14GHz	≥40@9.46GHz&15.75GHz	dBc
VSWR	≤1.8		_


### **Electrical Specifications 2** (T<sub>A</sub>=+25°C)

Spec.	Pass band 3	Unit
Freq. Range	12.1~14.2	GHz
Insertion Loss	≤4.9	dB
Rejection -	≥20@11GHz&15.8GHz	dBc
	≥40@10.36GHz&17.21GHz	dBc
VSWR	≤1.8	_


S2P file name: BWSBF-9R9\_14R2-3.s2p




# **Typical Test Curves**




Pass band 3 Insertion Loss VS Frequency (T<sub>A</sub>=25°C)




Return Loss VS Frequency (T<sub>A</sub>=25°C)



Pass band 2 Insertion Loss VS Frequency (T<sub>A</sub>=25°C)




Insertion Loss VS Frequency (T<sub>A</sub>=25°C)





### Mechanical Specification



#### **Truth Table**

Control Voltage		Dage bands		
V1	V2	V3	Pass bands	
0	1	1	9.9GHz~12GHz	
1	0	1	11GHz~13.1GHz	
1	1	0	12.1GHz~14.2GHz	
Status: Low (0) -5V; High (1) +5V				


#### **PINS Definitions**

Pin No.	Symbol	Description
2, 3	RFin, RFout	RF Input, RF Output
1, 4, 5	V1, V2, V3	Control ports


#### Notes:

- 1. Dimensions are um. Tolerance: ±0.05mm
- 2. Die thickness is 0.1mm
- 3. Typical bond pad is 100um \*100um, which is 50um away from chip edge.
- 4. The bottom of the device is gold plated, should be grounded.

# **Recommended Assembly Diagrams**



## **Functional Diagram**



### **Application Notes:**

- 1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.
- 2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10$ -6/) with GaAs.
- 3. Recommend using  $\Phi$ 25um Au wire for bonding, whose length is around 200um.
- 4. Sinter by AuSn (80/20), which doesn't exceed 300°C within 30 seconds max.
- 4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
- 5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
- 6. The device is sensitive to ESD. ESD protection is required during storage and usage.
- 7. If you have any questions, please contact us.