

Feature

Pass Bands: 2.0GHz~3.0GHz, 2.8GHz ~ 3.9GHz, 3.6GHz ~ 5GHz, 4.6GHz ~ 6.5GHz; Insertion Loss in pass bands: \leq 6.5dB Isolation between pass bands: \geq 30dB Size: 4.0x3.5x0.1mm

Description

This device is a GaAs monolithic integrated FET switch filter bank chip. Adopt +5V/0V logic control, switching time is less than 30ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

Absolute Rating

Control Voltage	-1.5V~+6V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125℃

Electrical Specifications 1 (T_A=+25°C)

Spec.	Pass band 1 Pass band 2		Unit
Freq. Range	2.0~3.0	2.8~3.9	GHz
Insertion Loss	≤6.5	≤6	dB
Rejection	≥20@1.6GHz&3.55GHz	≥20@2.3GHz&4.7GHz	dBc
	≥40@1.4GHz&3.7GHz	≥40@2GHz&5GHz	dBc
VSWR	≤2		


Electrical Specifications 2 (T_A=+25°C)

Spec.	Pass band 3	Pass band 4	Unit
Freq. Range	3.6~5	4.6~6.5	GHz
Insertion Loss	≤6	≤6	dB
Rejection -	≥20@2.95GHz&6.05GHz	≥20@3.75GHz&7.6GHz	dBc
	≥40@2.5GHz&6.7GHz	≥40@3GHz&7.9GHz	dBc
VSWR	≤2		

S2P file name: BWSBF-2_6R5-4.s2p



Typical Test Curves



Pass band 2 Insertion Loss VS Frequency (T_A=25°C)


Pass band 4 Insertion Loss VS Frequency ($T_A=25^{\circ}C$)

频率(GHz)

2.4


2.6 2.8

3.0 3.2 3.4 3.6 3.8 4.0 4.2 4.4 4.6






Mechanical Specification



PINS Definitions

Pin No.	Symbol	Description
1,2	RFin, RFout	RF Input, RF Output
4,5,6,7	V1,V2,V3,V4	Control ports

Recommended Assembly Diagrams



Truth Table

Control Voltage (VEE=-5V)			Dana kanala		
V1	V2	V3	V4	Pass bands	
0	1	1	1	2.0GHz~3.0GHz	
1	0	1	1	2.8GHz~3.9GHz	
1	1	0	1	3.6GHz~5GHz	
1	1	1	0	4.6GHz~6.5GHz	
Status: Low (0) 0V; High (1) +5V					

Remarks: There are internal current-limiting resistors. When current of each channel is higher than 20mA, external resistors can be properly adjusted.


Notes:

- 1. Dimensions are um. Tolerance: ±0.05mm
- 2. Die thickness is 0.1mm

3. Typical bond pad is 100um *100um, which is 50um away from chip edge.

4. The bottom of the device is gold plated, should be grounded.

Functional Diagram



Application Notes:

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.

2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ($5.8 \times 10-6$ /) with GaAs.

3. Recommend using Φ 25um Au wire for bonding, whose length is around 200um.

- 4. Sinter by AuSn (80/20), which doesn't exceed 300°C $\,$ within 30 seconds max.
- 4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
- 5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
- 6. The device is sensitive to ESD. ESD protection is required during storage and usage.
- 7. If you have any questions, please contact us.