

## Feature

Pass Bands: 2.0GHz~3.0GHz, 2.8GHz ~ 3.9GHz, 3.6GHz ~ 5GHz, 4.6GHz ~ 6.5GHz;

Insertion Loss in pass bands:  $\leq 6.5$ dB

Isolation between pass bands:  $\geq 30$ dB

Size: 4.0x3.5x0.1mm

## Description

This device is a GaAs monolithic integrated FET switch filter bank chip. Adopt +5V/0V logic control, switching time is less than 30ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

## Absolute Rating

Control Voltage	-1.5V~+6V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125°C

## Electrical Specifications 1 ( $T_A = +25^\circ\text{C}$ )

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	2.0~3.0	2.8~3.9	GHz
Insertion Loss	$\leq 6.5$	$\leq 6$	dB
Rejection	$\geq 20@1.6\text{GHz}\&3.55\text{GHz}$	$\geq 20@2.3\text{GHz}\&4.7\text{GHz}$	dBc
	$\geq 40@1.4\text{GHz}\&3.7\text{GHz}$	$\geq 40@2\text{GHz}\&5\text{GHz}$	dBc
VSWR	$\leq 2$		

## Electrical Specifications 2 ( $T_A = +25^\circ\text{C}$ )

Spec.	Pass band 3	Pass band 4	Unit
Freq. Range	3.6~5	4.6~6.5	GHz
Insertion Loss	$\leq 6$	$\leq 6$	dB
Rejection	$\geq 20@2.95\text{GHz}\&6.05\text{GHz}$	$\geq 20@3.75\text{GHz}\&7.6\text{GHz}$	dBc
	$\geq 40@2.5\text{GHz}\&6.7\text{GHz}$	$\geq 40@3\text{GHz}\&7.9\text{GHz}$	dBc
VSWR	$\leq 2$		


S2P file name: BWSBF-2\_6R5-4.s2p

## Typical Test Curves


Pass band 1 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 2 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 3 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 4 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )



Return Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




## Mechanical Specification



## PINS Definitions

Pin No.	Symbol	Description
1,2	RFin, RFout	RF Input, RF Output
4,5,6,7	V1,V2,V3,V4	Control ports

## Recommended Assembly Diagrams



## Application Notes:

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.
2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10^{-6}/^\circ\text{C}$ ) with GaAs.
3. Recommend using  $\Phi 25\mu\text{m}$  Au wire for bonding, whose length is around 200um.
4. Sinter by AuSn (80/20), which doesn't exceed  $300^\circ\text{C}$  within 30 seconds max.
4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
6. The device is sensitive to ESD. ESD protection is required during storage and usage.
7. If you have any questions, please contact us.

## Truth Table

Control Voltage (VEE=-5V)				Pass bands
V1	V2	V3	V4	
0	1	1	1	2.0GHz~3.0GHz
1	0	1	1	2.8GHz~3.9GHz
1	1	0	1	3.6GHz~5GHz
1	1	1	0	4.6GHz~6.5GHz

Status: Low (0) 0V; High (1) +5V

Remarks: There are internal current-limiting resistors. When current of each channel is higher than 20mA, external resistors can be properly adjusted.

Notes:

1. Dimensions are um. Tolerance:  $\pm 0.05\text{mm}$
2. Die thickness is 0.1mm
3. Typical bond pad is  $100\mu\text{m} \times 100\mu\text{m}$ , which is  $50\mu\text{m}$  away from chip edge.
4. The bottom of the device is gold plated, should be grounded.

## Functional Diagram

