

Feature

Pass Bands: 15GHz ~ 16GHz, 17GHz ~ 18GHz, 19GHz ~ 20GHz; Insertion Loss in pass bands: \leq 11dB Isolation between pass bands: \geq 30dB Size: 4.6x4.1x0.15mm

Description

This device is a FET switch filter bank MMIC based on GaAs processing. Adopt +5V/0V logic control, switching time is less than 30ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

Absolute Rating

Control Voltage	-1.5V~+6V
Input Power	30dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125℃

Electrical Specifications 1 (T_A =+25°C)

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	15~16	17~18	GHz
Insertion Loss	≤11	≤11	dB
Rejection	≥30@7GHz-13GHz ≥30@7GHz-15GHz		dBc
	≥25@17GHz-30GHz	≥25@19GHz-30GHz	dBc
VSWR	≤1.8		—

Electrical Specifications 2 (T_A=+25°C)


Spec.	Pass band 3	Unit
Freq. Range	19~20	GHz
Insertion Loss	≤11	dB
Rejection	≥30@7GHz-17GHz	dBc
	≥25@21GHz-30GHz	dBc
VSWR	≤1.8	_

S2P file name: BWSBF-15_20-3.s2p




Typical Test Curves


Pass band 1 Insertion Loss VS Frequency ($T_A=25^{\circ}C$)




Pass band 3 Insertion Loss VS Frequency (T_A=25°C)




Return Loss VS Frequency (T_A=25°C)



Pass band 2 Insertion Loss VS Frequency (T_A=25°C)




Insertion Loss VS Frequency (T_A=25°C)





Mechanical Specification



PINS Definitions

Symbol	Description	
RF1, RF2	RF Input, RF Output	
V1, V2, V3	Control ports	
VEE	Power Supply ports	

Recommended Assembly Diagrams



Control Voltage(VEE=-5V)		Pass bands	
V1	V2	V3	Pass Danus
0V	5V	5V	15~16GHz
5V	0V	5V	17~18GHz
5V	5V	0V	19~20GHz

Notes:


1. Dimensions are um. Tolerance: ±0.05mm

2. Die thickness is 0.1mm

3. Typical bond pad is 100um $\star 100 \text{um},$ which is 50um away from chip edge.

4. The bottom of the device is gold plated, should be grounded.

Functional Diagram



Application Notes:

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.

2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ($5.8 \times 10-6$ /) with GaAs.

3. Recommend using Φ 25um Au wire for bonding, whose length is around 200um.

4. Sinter by AuSn (80/20), which doesn't exceed 300°C within 30 seconds max.

4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.

6. The device is sensitive to ESD. ESD protection is required during storage and usage.

7. If you have any questions, please contact us.