

#### Feature

Pass Bands: 18GHz ~ 24GHz, 23GHz ~ 30.5GHz, 29.5GHz ~ 40GHz; Insertion Loss in pass bands:  $\leq$  5.2dB Isolation between pass bands:  $\geq$  30dB Size: 3.35x3.4x0.1mm

### Description

This chip is a monolithic integrated PIN switch filter. Adopt +2.5V/-2.5V logic control, operating current 25mA typ. and switching time is less than 20ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

### **Absolute Rating**

Control Voltage	-15V~+6V
Input Power	30dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125℃

### **Electrical Specifications 1** ( $T_A$ =+25°C)

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	18~24	23~30.5	GHz
Insertion Loss	≤5.2	≤5.5	dB
Rejection	≥30@15.5GHz	≥30@20.5GHz	dBc
	≥30@28.5GHz	≥30@36.5GHz	dBc
VSWR	≤2		_


### Electrical Specifications 2 (T<sub>A</sub>=+25°C)

Spec.	Pass band 3	Unit
Freq. Range	29.5~40	GHz
Insertion Loss	≤5.2	dB
Rejection	≥30@20.5GHz	dBc
VSWR	≤2	—


S2P file name: BWSBF-18\_40-3A.s2p




# **Typical Test Curves**




Pass band 3 Insertion Loss VS Frequency ( $T_A=25^{\circ}C$ )




Return Loss VS Frequency ( $T_A=25^{\circ}C$ )






Insertion Loss VS Frequency ( $T_A=25^{\circ}C$ )






#### Mechanical Specification



#### **PINS Definitions**

PIN No.	Symbol	Description
2, 3	RFin, RFout	RF Input, RF Output
1, 4, 5, 6	V1, V2, V3	Control ports

### **Recommended Assembly Diagrams**



### Truth Table

Control Voltage		Pass bands		
V1	V2	V3	Pass Danus	
0	1	1	23GHz~30.5GHz	
1	0	1	29.5GHz~40GHz	
1	1	0	18GHz~24GHz	
Status: Low (0) -2.5V; High (1) +2.5V				

Notes:


1. Dimensions are um. Tolerance: ±0.05mm

2. Die thickness is 0.1mm

3. Typical bond pad is 100um  $\star 100 \text{um}$  , which is 50um away from chip edge.

4. The bottom of the device is gold plated, should be grounded.

## **Functional Diagram**



### **Application Notes:**

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.

2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10-6$ /) with GaAs.

3. Recommend using  $\Phi 25 \text{um}$  Au wire for bonding, whose length is around 200 um.

4. Sinter by AuSn (80/20), which doesn't exceed 300°C within 30 seconds max.

4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.

6. The device is sensitive to ESD. ESD protection is required during storage and usage.

7. If you have any questions, please contact us.