

#### Feature

Pass Bands: 0.8GHz ~ 1.2GHz, 1.1GHz ~ 1.6GHz, 1.5GHz ~ 2.2GHz; Insertion Loss in pass bands:  $\leq 6$ dB Isolation between pass bands:  $\geq 30$ dB Size: 4.2x3.5x0.1mm

### Description

This device is a FET switch filter bank MMIC based on GaAs processing. Adopt +5V/0V logic control, switching time is less than 30ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

### **Absolute Rating**

Control Voltage	-1V~+5V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125℃

# **Electrical Specifications 1** ( $T_A$ =+25°C)

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	0.8~1.2	1.1~1.6	GHz
Insertion Loss	≤6	≤5.5	dB
Rejection	≥20@0.62GHz&1.55GHz	≥20@0.85GHz&2.05GHz	dBc
VSWR	≤2		—


### Electrical Specifications 2 (T<sub>A</sub>=+25°C)

Spec.	Pass band 3	Unit
Freq. Range	1.5~2.2	GHz
Insertion Loss	≤5.5	dB
Rejection	≥20@1.15GHz&2.65GHz	dBc
VSWR	≤2	—


S2P file name: BWSBF-R8\_2R2\_3.s2p




# **Typical Test Curves**




Pass band 3 Insertion Loss VS Frequency (T<sub>A</sub>=25°C)




Return Loss VS Frequency (T<sub>A</sub>=25°C)



Pass band 2 Insertion Loss VS Frequency (T<sub>A</sub>=25°C)




Insertion Loss VS Frequency (T<sub>A</sub>=25°C)






### **Mechanical Specification**



#### **PINS Definitions**

PIN No.	Symbol	Description
1, 2	RFin, RFout	RF Input, RF Output
4, 5, 6	V1, V2, V3	Control ports

### **Recommended Assembly Diagrams**




### **Truth Table**

Control Voltage(VEE=-5V)		Pass bands		
V1	V2	V3	Pass bands	
0	1	1	0.8GHz~1.2GHz	
1	0	1	1.1GHz~1.6GHz	
1	1	0	1.5GHz~2.2GHz	
Status: Low (0) 0V; High (1) +5V				

Notes:

- 1. Dimensions are um. Tolerance: ±0.05mm
- 2. Die thickness is 0.1mm
- 3. Typical bond pad is 100um  $\star 100 \text{um}$  , which is 50um away from chip edge.
- 4. The bottom of the device is gold plated, should be grounded.

# **Functional Diagram**



#### **Application Notes:**

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.

2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10-6$ /) with GaAs.

3. Recommend using  $\Phi 25 \text{um}$  Au wire for bonding, whose length is around 200 um.

4. Sinter by AuSn (80/20), which doesn't exceed 300°C within 30 seconds max.

4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.

6. The device is sensitive to ESD. ESD protection is required during storage and usage.

7. If you have any questions, please contact us.