

#### **Feature**

Pass Bands: 8.7GHz ~ 9.55GHz, 8.95GHz ~ 9.8GHz, 9.2GHz ~ 10.05GHz, 9.45GHz ~ 10.3GHz;

Insertion Loss in pass bands: ≤8.5dB Isolation between pass bands: ≥30dB

Size: 4.5x4.5x0.15mm

### Description

This device is a FET switch filter bank MMIC based on GaAs processing. Adopt +5V/0V logic control, switching time is less than 30ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

#### **Absolute Rating**

Control Voltage	-1V~+5V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125°C

## **Electrical Specifications 1** (T<sub>A</sub>=+25°C)

Spec.	Pass band 1 Pass band 2		Unit
Freq. Range	8.7~9.55	8.95~9.8	GHz
Insertion Loss	≤8.5	≤8.5	dB
Rejection	≥25@8.025GHz ≥25@8.275GHz		dBc
	≥15@10.225GHz	≥15@10.475GHz	dBc
VSWR	≤1.8		_


### **Electrical Specifications 2** (T<sub>A</sub>=+25°C)

Spec.	Pass band 3	Pass band 4	Unit
Freq. Range	q. Range 9.2~10.05 9.45~10.3		GHz
Insertion Loss	oss ≤8.5 ≤8.5		dB
Rejection	≥25@8.525GHz	≥25@8.775GHz	dBc
	≥15@10.725GHz	≥15@10.975GHz	dBc
VSWR	≤1.8		_

S2P file name: PDSBF4-8R7\_10R3-5D8.s2p




## **Typical Test Curves**





### **Mechanical Specification**



#### **Truth Table**

Driver Voltage (VEE=-5V)		Pass bands			
V1	V2	V3	V4	Pass Danus	
0V	5V	5V	5V	8.7-9.55GHz	
5V	0V	5V	5V	8.95-9.8GHz	
5V	5V	0V	5V	9.2-10.05GHz	
5V	5V	5V	0V	9.45-10.3GHz	


#### **PINS Definitions**

Pin No.	Symbol	Description
1, 2	RF1, RF2	RF Input, RF Output
3, 8	VEE	Driver Power Supply Voltage
4, 5, 6, 7	V1, V2, V3, V4	Control ports


#### Notes:

- 1. Dimensions are um. Tolerance: ±0.05mm
- 2. Die thickness is 0.1mm
- 3. Typical bond pad is 100um \*100um, which is 50um away from chip edge.
- 4. The bottom of the device is gold plated, should be grounded.

### **Recommended Assembly Diagrams**



# **Functional Diagram**



### **Application Notes:**

- 1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.
- 2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion.  $(5.8 \times 10-6/)$  with GaAs.
- 3. Recommend using  $\Phi$ 25um Au wire for bonding, whose length is around 200um.
- 4. Sinter by AuSn (80/20), which doesn't exceed 300°C within 30 seconds max.
- 4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
- 5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
- 6. The device is sensitive to ESD. ESD protection is required during storage and usage.
- 7. If you have any questions, please contact us.