

#### Feature

Pass Bands: 17.8GHz ~ 23GHz, 23GHz ~ 29GHz; Insertion Loss in pass bands: ≤8dB Isolation between pass bands: ≥30dB Size: 3x2.5x0.1mm

## Description

This device is a PIN monolithic integrated switch filter bank chip. Adopt +5V/-5V logic control, operating current is 25mA typ. and switching time is less than 20ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

## **Absolute Rating**

Control Voltage	-1.5V~+6V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125°C

# **Electrical Specifications 1** (T<sub>A</sub>=+25°C)


Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	17.8~23	23~29	GHz
Insertion Loss	Insertion Loss <8		dB
	≥40 dBc@11.5GHz	≥40 dBc@14.5GHz	dBc
Rejection	≥30 dBc@26.7GHz	≥30 dBc@34.5GHz	dBc
VSWR	≤2.0		

S2P file name: BWSBF2-17R8\_29-5D6.s2p




# **Typical Test Curves**

Pass band 1 Insertion Loss VS Frequency ( $T_A=25^{\circ}C$ )




Insertion Loss VS Frequency (T<sub>A</sub>=25°C)




Pass band 2 Insertion Loss VS Frequency (T<sub>A</sub>=25°C) -3 -4\_ -5--6--7\_ dB(S(3,4)) -8\_ -9--10 --11--12 \_ -13 <del>|</del> 20 21 23 30 22 24 25 26 27 28 29 31 32 freq, GHz

Return Loss VS Frequency ( $T_A=25^{\circ}C$ )





#### Mechanical Specification




V1	VEE=-5V
0V	17.8 ~ 23GHz
5V	23 ~ 29GHz

## **PINS Definitions**

Symbol	Description
IN	RF Input
OUT	RF Output
V1,V2	Control ports

#### **Recommended Assembly Diagrams**




#### Notes:

- 1. Dimensions are um. Tolerance: ±0.05mm
- 2. Die thickness is 0.1mm

**Truth Table** 

- 3. Typical bond pad is 100um  $\star 100$ um, which is 50um away from chip edge.
- 4. The bottom of the device is gold plated, should be grounded.

#### **Functional Diagram**



## **Application Notes:**

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.

2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10-6$ /) with GaAs.

- 3. Recommend using  $\Phi$ 25um Au wire for bonding, whose length is around 200um.
- 4. Sinter by AuSn (80/20), which doesn't exceed 300°C  $\,$  within 30 seconds max.
- 4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
- 5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
- 6. The device is sensitive to ESD. ESD protection is required during storage and usage.
- 7. If you have any questions, please contact us.