

## Feature

Pass Bands: 9GHz ~ 11.2GHz, 12.3GHz ~ 14.5GHz, 14.2GHz ~ 16.4GHz;

This chip can be combined with BWSBF-7R8/18-3、BWSBF-8R2/15R3-3 to cover frequency 8-18GHz.

Insertion Loss in pass bands:  $\leq 4.6$ dB

Isolation between pass bands:  $\geq 30$ dB

Size: 3.8x3.6x0.1mm

## Description

This chip is a monolithic integrated PIN switch filter. Adopt +5V/-5V logic control, operating current is 25mA typ. and switching time is less than 20ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

## Absolute Rating

Control Voltage	-1.5V~+6V
Input Power	30dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125°C

## Electrical Specifications 1 ( $T_A = +25^\circ\text{C}$ )

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	9~11.2	12.3~14.5	GHz
Insertion Loss	$\leq 4.2$	$\leq 4.5$	dB
Rejection	$\geq 20@8.1\text{GHz}\&12.62\text{GHz}$	$\geq 20@11.2\text{GHz}\&16.2\text{GHz}$	dBc
	$\geq 40@7.7\text{GHz}\&13.43\text{GHz}$	$\geq 40@10.55\text{GHz}\&17.1\text{GHz}$	dBc
VSWR	$\leq 1.8$		—


## Electrical Specifications 2 ( $T_A = +25^\circ\text{C}$ )

Spec.	Pass band 3	Unit
Freq. Range	14.2~16.4	GHz
Insertion Loss	$\leq 4.6$	dB
Rejection	$\geq 20@12.9\text{GHz}\&18.25\text{GHz}$	dBc
	$\geq 40@12.32\text{GHz}\&19.2\text{GHz}$	dBc
VSWR	$\leq 1.8$	—


S2P file name: BWSBF-9\_16R4-3.s2p

## Typical Test Curves


Pass band 1 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 2 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Pass band 3 Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )




Insertion Loss VS Frequency ( $T_A=25^\circ\text{C}$ )



Return Loss VS Frequency ( $T_A=25^\circ\text{C}$ )



### Mechanical Specification



### Truth Table

Control Voltage			Pass bands
V1	V2	V3	
0	1	1	14.2GHz~16.4GHz
1	0	1	9.0GHz~11.2GHz
1	1	0	12.3GHz~14.5GHz
Status: Low (0) -5V; High (1) +5V			


### PINS Definitions

Pin No.	Symbol	Description
2, 3	RFin, RFout	RF Input, RF Output
1, 4, 5	V1, V2, V3	Control ports


Notes:

1. Dimensions are um. Tolerance:  $\pm 0.05\text{mm}$
2. Die thickness is 0.1mm
3. Typical bond pad is 100um \*100um, which is 50um away from chip edge.
4. The bottom of the device is gold plated, should be grounded.

### Recommended Assembly Diagrams



### Functional Diagram



### Application Notes:

1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.
2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. ( $5.8 \times 10^{-6}/^\circ\text{C}$ ) with GaAs.
3. Recommend using  $\Phi 25\mu\text{m}$  Au wire for bonding, whose length is around 200um.
4. Sinter by AuSn (80/20), which doesn't exceed  $300^\circ\text{C}$  within 30 seconds max.
4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
6. The device is sensitive to ESD. ESD protection is required during storage and usage.
7. If you have any questions, please contact us.