

#### **Feature**

Pass Bands: 5GHz~9GHz, 8GHz~12GHz, 11GHz~15GHz, 14GHz~18GHz;

Insertion Loss in pass bands: ≤10dB Isolation between pass bands: ≥30dB

Size: 4.2x3.2x0.1mm

### **Description**

This device is a GaAs monolithic integrated FET switch filter bank chip. Adopt +5V/0V logic control and switching speed is less than 30ns typ. It has low loss, excellent isolation, and high integration.

The metallization processing of thru-holes on the plate ensures good grounding. Extra grounding measures aren't required, which is easy for application. The back metallization is suitable for eutectic sintering or conductive adhesive sticking processes.

## **Absolute Rating**

Control Voltage	-1.5V~+6V
Input Power	27dBm
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125℃

# **Electrical Specifications 1** (T<sub>A</sub>=+25°C)

Spec.	Pass band 1	Pass band 2	Unit
Freq. Range	5~9	8~12	GHz
Insertion Loss	≤11.5	≤10	dB
<u> </u>	≥40@11-15GHz	≥40@14-18GHz	dBc
Rejection	≥40@2-3.5GHz	≥40@2-6GHz	dBc
VSWR	≤2		_


# **Electrical Specifications 2** (T<sub>A</sub>=+25°C)

Spec.	Pass band 3	Pass band 4	Unit
Freq. Range	11~15	14~18	GHz
Insertion Loss	≤10	≤10	dB
Deinstins	≥40@5-9GHz	≥40@8-11GHz	dBc
Rejection ≥40@19-22GHz		-≥40@22-25GHz	dBc
VSWR	≤2		_

S2P file name: BWSBF4-5\_18-7C.s2p




# **Typical Test Curves**





## **Mechanical Specification**



## **Truth Table**

Control Voltage		Б		
V1	V2	V3	V4	Pass bands
0V	5V	5V	5V	5~9GHz
5V	0V	5V	5V	8~12GHz
5V	5V	0V	5V	11~15GHz
5V	5V	5V	0V	14~18GHz


#### **PINS Definitions**

Symbol	Description
RF1, RF2	RF Input, RF Output
V1,V2,V3,V4	Control ports
VEE	Charging Ports


#### Notes:

- 1. Dimensions are um. Tolerance: ±0.05mm
- 2. Die thickness is 0.1mm
- 3. Typical bond pad is 100um \*100um, which is 50um away from chip edge.
- 4. The bottom of the device is gold plated, should be grounded.

## **Recommended Assembly Diagrams**



# **Functional Diagram**



#### **Application Notes:**

- 1. The chip is back-metallized and can be die-mounted with AuSn eutectic preforms or with electrically conductive epoxy.
- 2. The die should be assembled on carriers like Kovar or Mu-Cu which have same Coefficient of thermal expansion. (5.8×10-6/) with GaAs.
- 3. Recommend using Φ25um Au wire for bonding, whose length is around 200um.
- 4. Sinter by AuSn (80/20), which doesn't exceed 300°C within 30 seconds max.
- 4. Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.
- 5. Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers.
- 6. The device is sensitive to ESD. ESD protection is required during storage and usage.
- 7. If you have any questions, please contact us.